MRV Communications AE092FCAKA Spécifications Page 49

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 69
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 48
451-0308
49
Appendix B
POST Test Error Codes
Error Code Definitions
The following table provides the definitions for the LX Series POST test
error codes.
Table 2 - POST Test Error Codes
Error Definition Error Code (in
Hexadecimal)
Real Time Clock does not work properly 1010
Reading Invalid Default Value from CPLD Diagnostic
Register
2010
Reading Invalid Default Value from Expansion CPLD
Diagnostic Register
2011
Reading Invalid Pattern Value from CPLD Diagnostic
Register
2020
Reading Invalid Pattern Value from Expansion CPLD
Diagnostic Register
2021
Reading Invalid Value from CPLD System Fail Status
Register
2030
AC FAIL bit is set in the CPLD System Fail Status
Register
2031
+12VFAIL bit is set in the CPLD System Fail Status
Register
2033
-12VFAIL bit is set in the CPLD System Fail Status
Register
2034
Vue de la page 48
1 2 ... 44 45 46 47 48 49 50 51 52 53 54 ... 68 69

Commentaires sur ces manuels

Pas de commentaire